# Cheap as Chips!

#### Steve Furber

ICL Professor of Computer
Engineering
The University of Manchester






**HBP Education Programme** 



## Outline

- a Manchester perspective
- 63 years of progress
- CMOS power consumption
- the future of chip design
- conclusions





## Baby (1948)





## The Mark1 (1950s)

Human Brain Project





## Atlas (1960s)






## MU5 (1970s)






## Dataflow (1980s)








## **Amulet (1990s)**






## SpiNNaker (2000s)





## Outline

- a Manchester perspective
- 63 years of progress
- CMOS power consumption
- the future of chip design
- conclusions






## Manchester Baby (1948)





## SpiNNaker CPU (2011)





## 63 years of progress

#### • Baby:

- used 3.5 kW of electrical power
- executed 700 instructions per second
- 5 Joules per instruction

#### • SpiNNaker ARM968 CPU node:

- uses 40 mW of electrical power
- executes 200,000,000 instructions per second
- 0.000 000 000 2 Joules per instruction



**25,000,000,000** times better than Baby!





## Jevons paradox

#### 1865 "The Coal Question"

- James Watt's coal-fired steam engine was much more efficient than Thomas Newcomen's...
- ...and coal consumption rose as a result

William Stanley Jevons, at Owens College (which later became the University of Manchester) 1863-75








## Outline

- a Manchester perspective
- 63 years of progress
- CMOS power consumption
- the future of chip design
- bonclusions






# CMOS power consumption

- CMOS power consumption
  - voltage change on a gate capacitance requires charge transfer, & therefore power consumption
  - once a gate is charged it can maintain its level without any additional charge movement
- CMOS circuitry only consumes power when switching states
  - well, until leakage starts to bite!



### **CMOS** circuits



- When not switching (static) only pull-up or pull-down network conducts
  - not both



#### **Dynamic power consumption**

$$P = 1/2 \times f_{clock} \times V_{DD}^{2} \times \sum \alpha_{g} C_{g}$$
 Watts all gates

#### where:

f<sub>clock</sub> = switching frequency of device clock

 $V_{DD}$  = supply voltage (assuming  $V_{SS}=0$ )

C<sub>g</sub> = capacitance load on gate g

 $\alpha_g$  = 'activity' on gate g:

= mean number of transitions per clock cycle

= 2 for a clock signal,  $\approx 0.1$  otherwise



## Dynamic power consumption (simplified expression)

$$P = 1/2 \times C_{total} \times f_{clock} \times V_{DD}^2 \times \alpha$$

#### where:

C<sub>total</sub> = total node capacitance

f<sub>clock</sub> = switching frequency of device clock

 $V_{DD}$  = supply voltage

 $\alpha$  = mean overall activity:

= mean number of transitions per clock cycle

= 2 for gates connected to a clock



$$P = 1/2 \times C_{total} \times f_{clock} \times V_{DD}^{2} \times \alpha$$

- Reducing f<sub>clock</sub> reduces P
- But consider effect on energy for running a given program
  - time to complete computation  $\propto 1 / f_{clock}$
  - power  $\propto f_{clock}$
  - so energy to run a program remains the same
  - number of instructions per Joule independent of f<sub>clock</sub>
  - reducing  $f_{clock}$  is only a good idea if it allows lower  $V_{DD}$



$$P = 1/2 X C_{total} X f_{clock} X V_{DD}^{2} X \alpha$$

- Reducing V<sub>DD</sub> greatly reduces P
  - but it also decreases the current than can be supplied by each transistor when it is switched on.
- Lower supply voltage means lower current.
  - load capacitances will charge more slowly.
  - gate switching will become slower
  - maximum possible value of f<sub>clock</sub> will reduce
  - programs may take longer to run
- DVFS: Dynamic Voltage and Frequency Scaling
  - modern circuits have multiple V<sub>DD</sub> and f<sub>clock</sub> settings
- Can use parallelism to offset increases in circuit delay.



$$P = 1/2 \times C_{total} \times f_{clock} \times V_{DD}^2 \times \alpha$$

- Reducing C<sub>total</sub> will clearly reduce P
- How can we do this?
  - use smaller, simpler circuits
    - e.g. ARM core rather than Pentium
  - do not over-size gates and buffers
    - in particular, reduce drive off critical path
  - use on-chip rather than off-chip memories
    - off-chip capacitances >> on-chip



$$P = 1/2 X C_{total} X f_{clock} X V_{DD}^{2} X \alpha$$

How to reduce activity factor(s)  $\alpha$ ?

- design circuits that do not switch more than is necessary
- use gates to avoid unnecessary distribution of clock signals
- turn off processor when it has nothing to do
  - don't make it sit in an idle loop!
- use an 'event-driven' style of design
  - in the limit, use asynchronous design (globally or locally)



## Leakage

Transistor off current is not zero!


$$I_{off} \propto 10^{(-V_t/100mV)}$$

- $-V_t$  is the transistor threshold
- In my day, when  $V_{DD}$  = 5 V,  $V_t$  = 0.7 V,  $I_{off}$  ~ pA
  - $x 1,000,000 \text{ transistors} = 1 \mu A \text{ (not much to worry about)}$
- In deep submicron CMOS  $V_{dd}$  is lower
  - $-\,$  e.g. 130 nm,  $V_{DD}$  = 1.2 V,  $V_{t}$  = 0.3 V,  $I_{off}\,$  ~ 10 nA
  - x 100,000,000 transistors = 1 A
- This is a big problem!
  - leads to unacceptable standby power in mobile systems



## **Outline**


- a Manchester perspective
- 63 years of progress
- CMOS power consumption
- the future of chip design
- conclusions





### So what are the options?

- Many-core
  - homogeneous or heterogeneous?
- Accelerators
  - GPGPUs & similar
  - application-specific, e.g. neuromorphic
- Network on chip
- Memory
  - big, high-bandwidth, off chip
    - but in (3D) package?
  - more than just cache on chip
- Dark silicon
  - can't turn it all on at any time!



x86	x86	ctlr	ctlr	ctlr	ctlr	x86	x86
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
PCle ctlr	NoC	NoC	NoC	NoC	NoC	NoC	PCIe Ctir
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
LPIA	LPIA	1 MB	1 MB	1 MB	1 MB	LPIA	LPIA
x86	x86	cache	cache	cache	cache	x86	x86
LPIA x86	LPIA x86	Custo	m accel	LPIA x86	LPIA x86		

DIA IDIA DRAM DRAM DRAM DRAM


LPIA	1 MB	1 MB	DRAM
x86	cache	cache	ctlr
LPIA	1 MB	1 MB	PCle
x86	cache	cache	ctlr

(Example client, server and embedded processors – J.L. Manferdelli, CTWatch Quarterly 3(1), Feb 2007)




## A personal view...

- 3D packaging has more to offer than Moore's Law
  - energy = distance x bits moved
  - all memory is package-local
- Few fat cores
  - for the code that just won't parallelize if needed!
- Many thin cores
  - more flexible than GPGPU accelerators
- Selective accelerators
- Very powerful run-time management layer
  - to manage 'dark silicon' power constraints
- All for 1-2W per package
  - you can't let the memory get hot!



(SpiNNaker2 packaging concept by Sebastian Höppner, TU Dresden)





## SpiNNaker project




A million mobile phone processors in one computer

Able to model about 1% of the human brain...

...or 10 mice!










## SpiNNaker chip








Multi-chip packaging by UNISEM Europe








### SpiNNaker machines



103

104

105



864 cores - drosophila scale



20,000 cores

– frog scale

102



72 cores - pond snail scale

100,000 cores – mouse scale





## SpiNNaker machines




- HBP platform
  - 500,000 cores
  - 6 cabinets (including server)
- Launch
  - 30 March 2016





## Outline

- a Manchester perspective
- 63 years of progress
- CMOS power consumption
- the future of chip design
- conclusions





# Cheap as Chips!

- We have come a long way in 60 years...
  - x 10<sup>11</sup> improvement in powerefficiency
- Heterogeneous many-core architectures are the future
  - with hybrid accelerators
  - including neuromorphic cores?
- Mobile processors and bioinspired architectures may point the way
  - but there is still a lot more to do!

